A new CMOS current-mode controllable low-voltage and low-power logarithmic function circuit is proposed.
Introduction
A logarithmic function is a nonlinear function in which the output is proportional to the logarithm of the input. The circuits performing such characteristics are widely used in many applications; these include but not limited to medical equipment, instrumentation, telecommunication, active filters, disk drives, and neural networks.
Many approaches to the design of logarithmic circuits have been reported in the literature [1] [2] [3] [4] [5] [6] [7] and the references cited therein. The authors did not find references to a CMOS current-mode logarithmic circuit in the open literature except for the one reported in [2] . However, this circuit produces the logarithmic of an input greater than unity and has a limited dynamic range. In addition, it has no gain controllability and it uses some passive elements.
All other realizations found in the literature have at least one of the following drawbacks: absence of low voltage operation capability [1, 3, 5] , limited dynamic range [1, 3, 6] , employment of BJT transistors [1, 5, 6] , does not enjoy current-mode [1, 3, 4, 6] , cannot realize a true logarithmic function circuit where the ratio is larger or smaller than unity [1, 6, 7] , temperature dependent [1, 5] , relatively high power consumption [6, 7] , no gain controllability [1, 3, 6] , to some extent linearity error is high [3, 6, 7] , uses passive elements, i.e. resistors [1, 5, 6] , and finally design complexity [6, 7] .
The circuit given in [2] realizes a logarithmic function of the form:
where N is the ratio between the biasing currents, I b2 and I b4 I out is the output current and I in is the input current. However, since I out must be positive then the condition I in ≥I b2 must be satisfied. Thus, the circuit is not capable of producing a true logarithmic function if I in and I b2 attain arbitrary positive values and I out could be of any positive or negative value. In [8] a current-mode CMOS logarithmic amplifier is proposed. The gain is controlled using a floating-gate trimming circuit.
In this paper, a CMOS low-voltage and low-power current-mode circuit capable of performing Log(x) and
Log(1/x) is presented. The circuit provides high accuracy, temperature insensitivity, and controllable output. The remainder of the paper is organized as follows. Section 2 presents the design background and the proposed circuit. Simulation results and the discussion are presented in section 3. Section 4 concludes the paper.
Background and proposed design

Design principle
Based on Taylor's series expansion, an exponential function can be approximated by
where x is the independent variable and if x is much smaller than one (x ≪ 1) then the higher order terms in Taylors series approximation become negligible and Eq. (1) can be written as
According to (2), one can write e −x as
From Eqs. (2) and (3) it can be shown that
The error between " e x −e −x " and "2x" is plotted in Figure 1 . The error can be less than 0.1% while the input |x| < 0.2 . With reference to the exponential function generator core cell shown in Figure 2 [9] , where I b is the bias current and assuming that both M1 and M2 are matched transistors and both are biased in the subthreshold region, the current I b and I 2 of the MOSFET in weak inversion can be expressed as [10] 
and
where
L is the leakage current, n is the weak inversion slope factor, µ n is the mobility of charge carriers
, C ox is the normalized oxide capacitance, capacitor per unit gate area
is the body-source voltage of M1 and M2 and V T = KT /q is the thermal voltage, K is Boltzmann constant (1.38 * 10 −23 J /• K ), T is temperature in degrees Kelvin, and q is charge of an electron ( 1.6 * 10 −19 C). Combining
Eqs. (5) and (6) to get:
Proposed circuit
The proposed current mode logarithmic circuit is shown in Figure 3 , where the current I b is the bias current, I x and I y are the two input current signals, and I out is the output current.
The drain currents of transistors M2 and M6 are given by Eqs. (8) and (9), respectively:
Eq. (9) can be rewritten as
The drain current for transistor M8 is the same as the drain current of M6. Combining Eqs. (8), (10) , and (11), the output current is given by
Using Eq. (4) and with the quantity
] ≪ 1 , then Eq. (12) can be written as
Transistors M3 and M4 are used to convert the input currents I Y and I X to voltages V B and V A , respectively, in logarithmic form as shown in Eqs. (14) and (15):
Combining Eqs. (15) and (14) to get:
Combining Eqs. (13) and (16) the output current I out is given by
Eq. (17) is a current-mode logarithmic function. When the current I x is kept constant, the output current I out is proportional to the logarithm of I y , and its gain can be controlled by the bias current
implemented when current I y is kept constant.
To assure the MOS operates in the weak inversion forward saturation, the conditions I D ≤I Do and V DS ≥ 4V T must be satisfied.
Simulation results and discussion
The layout and postlayout simulations for the proposed circuit were carried out using Tanner tool in 0.35 µ m 2p4m TSMC process. The layout of the circuit is shown in Figure 4 . The simulation results were obtained for I b = 30 nA , I x = 125 nA, and V DD = -V SS = 0.5 V. The transistors' aspect ratios are listed in Table 1 . The output current was measured by forcing it through a grounded load R L = 1 kΩ . The current I x was set to 125 nA and the input current I y was varied from 20 nA to 400 nA. The measured output dynamic range is around 150 nA . The simulated and calculated results are shown in Figure 5 using log scale. Figure 5 clearly shows that simulated results are in very good agreement with the theory and confirm the functionality of the developed design. As also shown in Figure 5 , the output current is zero for I y =I x = 125 nA . It was found that the maximum linearity error is 4% and the maximum power consumption is 0.3 µ W. The circuit was simulated for different values of the bias current I b and the corresponding output current is shown in Figure 6 . It is evident from Figure 6 that the circuit gain is controllable.
The temperature insensitivity of the proposed design was confirmed by simulation. The temperature was varied from -25 to +75 • C, the output current was normalized to its value at T = +25 • C. Simulation results are shown in Figure 7 . It is clear from Figure 7 that the output current I out is insensitive to temperature.
The circuit transient response was also found for a triangular signal shifted by 40 nA DC component. The simulation results shown in Figure 8 confirm the functionality of the circuit.
The circuit was also simulated for frequency response. The -3 dB bandwidth is found to be 2.4 MHz as shown in Figure 9 . The circuit can be used to implement for Log
at constant current I y . The simulation result for this function is shown in Figure 10 . Simulation for noise analysis was carried out. The equivalent noise at the input terminal and the output one are plotted in Figure 11 . The simulation was carried out with the input DC and small signals equal to 100 nA and 50 nA, respectively, and a 1 − kΩ resistor was attached to the output as a load. It is clear that noise suppression is achieved by around 50%. The performance of the proposed design was compared with previously published work [1] [2] [3] . Table 2 summarizes the comparison of the important parameters. It is clear from the table that the proposed design is superior to the reported studies in very important factors. The proposed design is small in size compared to all other designs, gain controllable using bias current, temperature insensitive without using an extra circuit for temperature compensation, and true for x > 1 or x < 1. 
Conclusion
In this paper, a novel CMOS current-mode logarithmic circuit is proposed. The circuit produces a highly accurate logarithmic function for any value of I y larger or smaller than I x . The performance of the proposed logarithmic circuit has been verified using Tanner Tools with 0.35 µ m CMOS process. The circuit consumes around 0.3 µ W and has maximum linearity error of 4% and -3 dB of 2.4 MHz. The proposed circuit is expected to be a useful building block in many analogue signal processing applications.
